
Micrel, Inc.
KSZ8841-PMQL
October 2007
47
M9999-100407-1.5
Bit
Default
R/W
Description
A “1” indicates that the function requires a device specific initialization
sequence following transition to the D0 uninitialization state.
The value of this bit is loaded from the PME_DSI bit in the EEPROM
0X6 word.
4
0
RO
Reserved
3
0
RO
PME Clock
When this bit is a “1”, it indicates that the function relies on the
presence of the PCI clock for PME# operation. When this bit is a “0”, it
indicates that no PCI clock is required for the function to generate
PME#.
The value of this bit is loaded from the PME_CK bit in the EEPROM
0x6 word.
2 - 0
0
RO
Power Management PCI Version
The value of this bit is loaded from the PME_VER[2:0] bits in the
EEPROM 0x6 word.
Wakeup Frame Control Register (Offset 0x021A): WFCR
This register holds control information programmed by the CPU to control the transmit module function.
Bit
Default
R/W
Description
15 - 8
0x00
RO
Reserved
7
0
RW
MPRXE
Magic Packet RX Enable
When set, it enables the magic packet pattern detection.
When reset, the magic packet pattern detection is disabled.
6 - 4
0x0
RO
Reserved
3
0
RW
WF3E
Wake up Frame 3 Enable
When set, it enables the wake up frame 3 pattern detection.
When reset, the wake up frame pattern detection is disabled.
2
0
RW
WF2E
Wake up Frame 2 Enable
When set, it enables the wake up frame 2 pattern detection.
When reset, the wake up frame pattern detection is disabled.
1
0
RW
WF1E
Wake up Frame 1 Enable
When set, it enables the wake up frame 1 pattern detection.
When reset, the wake up frame pattern detection is disabled.
0
RW
WF0E
Wake up Frame 0 Enable
When set, it enables the wake up frame 0 pattern detection.
When reset, the wake up frame pattern detection is disabled.